Abstract-It is believed that brain-like computing system can be achieved by the fusion of electronics and neuroscience. In this way, the optimized digital hardware implementation of neurons, primary units of nervous system, play a vital role in neuromorphic applications. Moreover, one of the main features of pyramidal neurons in cortical areas is bursting activities that has a critical role in synaptic plasticity. The Pinsky-Rinzel model is a nonlinear twocompartmental model for CA3 pyramidal cell that is widely used in neuroscience. In this paper, a modified Pinsky-Rinzel pyramidal model is proposed by replacing its complex nonlinear equations with piecewise linear approximation. Next, a digital circuit is designed for the simplified model to be able to implement on a low-cost digital hardware, such as field-programmable gate array (FPGA). 
I. INTRODUCTION
T HE brain consists of a great number of building blocks which are called neuronal cells and they are synaptically interconnected [1] , [2] . Recent studies in computational neuroscience and computational intelligence have shown a strong tendency towards a better understanding of the principles of brain information processing and the details of neuronal signal transmission [3] . Such research is motivated by the desire to obtain a more comprehensive picture of brain capabilities in information processing and at the same time to investigate how this understanding could be used to improve traditional information processing systems. This provides an opportunity to design and extend the advanced neuromorphic processing systems. In recent years, inspiring from brain, researchers have proposed digital and analog electronic systems [4] - [6] , and digital architectures in order to increase the system reliability and efficiency [7] - [10] . Moreover, several digital circuits focused on neuron-astrocyte interactions and synaptic plasticity are also developed by other researchers [11] - [14] .
Understanding the behavior of primary building blocks of nervous system, neurons, plays a vital role in neuromorphic fields [3] . The recurrent connectivity within the CA3 network of the hippocampus, supports a strong computational capacity which can mediate behavioral processes including pattern completion [15] . At the cellular level, CA3 pyramidal neurons show different firing patterns, ranging from single action potential to complex bursts. There are several models describe neuron dynamics using nonlinear differential equations. Traub proposed a 19-compartment model of a CA3 pyramidal neuron to simulate fundamental features of a CA3 neuron [16] . However, a more simplified model is required to reduce the computational demand in order to extend the model and create a network to investigate the effects of key parameters on network dynamics. By reducing a complex 19-compartment cable model [16] , Pinsky and Rinzel suggested a new compartmental neuron model [17] . Next, using Pinsky-Rinzel model, Kepecs and Wang proposed a two-compartment model for producing bursting and spiking responses [18] . In the latter, soma and axon are modeled in one compartment and only necessary ionic currents for spike generation have been considered. The second compartment, dendrite, includes a persistent sodium and a slowly activating potassium currents. These two currents generate bursting responses [18] , [19] .
Neuronal firing is the core of brain's ability in information processing and thus understanding neural computation mechanisms needs knowledge about how neurons switch from one firing dynamic to another [20] , [21] . On the other hand, hardware implementation is one of the most common methods to realize computational neuron models, since it can be developed for practical applications due to its high operating efficiency [22] - [24] . Very large scale integration (VLSI) design can be more realistic for hardware implementation of spiking neuronal networks due to its capacity to directly implement nonlinear models and also it benefits from lower area and power consumption [25] , [26] , however, the high costs and long development time of this approach limit its applications [27] . Digital implementation with field-programmable gate array, (FPGA) can be faster and more reliable [28] , [29] and thus, in recent years, FPGAs have increasing applications in the neural computing area [23] , [30] . Currently, the progress in high-level hardware description language (HDL) synthesis tools, configurable devices such as FPGA can be used as efficient hardware accelerators for neuromorphic systems [25] , [30] .
In this paper, we propose a digital circuit for the simplified Pinsky-Rinzel model (Kepecs-Wang model). First, in order to achieve an optimized implementation in FPGA, the nonlinear differential equations are simplified by a piecewiselinear approximation method. Then, the proposed linear model is simulated in MATLAB and the results are compared with the original biophysical model. Next, a digital circuit is designed for the linearized model and is simulated in Vivado simulation environment. Using several simulations in different conditions, it is demonstrated that the digital circuit follow the dynamical characteristics of the biophysical PinskyRinzel neuron model simulated in MATLAB and the results are in good agreements. Finally, the proposed digital neuron is implemented on ZedBoard (Zynq Evaluation and Development kit), which verifies the validity of the proposed digital design.
The rest of the paper is organized as follows: in Section II, the mathematical model of the Pinsky-Rinzel neuron model is explained. The proposed piecewise-linear model and the digital circuit are described in Section III. In Section IV, the simulation and implementation results are discussed. Finally, Section V concludes the paper.
II. THE SIMPLIFIED PINSKY-RINZEL MODEL
Kepecs and Wang simplified the Pinsky-Rinzel (P-R) neuron model, a pyramidal cell with two compartments in CA3 region [16] - [18] . Soma and axon in one compartment include ionic channels for spike generation. Dendrite in the other compartment produces bursting responses. Fig. 1 shows that the somaaxon compartment is coupled to the dendrite compartment. I Na and I K are the considered currents for somatic compartment and the dendritic compartment includes slow potassium I KS and a persistent sodium I Na P currents [18] .
This model includes only the minimal biophysical mechanisms necessary to study the phenomenon of complex bursting. The P-R neuron model is explained by the following equations [18] :
where V s and V d are the somatic and dendrite membrane potentials (in mV) measured with respect to a reference potential of −60 mV. The currents applied to the soma and dendrite are I soma and I dendrite , respectively. In this paper I dendrite is assumed to be zero. P is the proportion of the cell area taken by soma and C m is membrane capacitance. The values of parameters are given in Table I [ 18] . The ionic currents are given by:
I Na P = g Na P l
where E L , E Na , and E K are Equilibrium potentials, and g Na , g K , g L , g c , g Na P , and g KS are conductances, which their values are given in Table I and are taken from [18] . The kinetic equations for the gating variables h, n, and q have the form
where y = h, n, q, and ϕ y are dynamic gate temperature scaling factors, which values are presented in Table I . Gate steady state and time constant equations are given by:
, where (y = h, n) (11)
Finally, rate constant equations are:
III. DIGITAL IMPLEMENTATION

A. The Proposed Piecewise-Linear Model
In this section, a piecewise-linear model is presented for the P-R model. Following [24] , [25] , the continuous time, (1) and (2), will be discretized using Euler method to achieve (22) and (23) . In these equations, dt, the discretizing step size, is set to 0.01(ms).
Our digital implementation is based on fixed point operation and depending on the precision which is needed; 32 bits for registers (1 bit for sign, 8 bits for integer part and 23 bits for fractional part) are considered. Simplifying (10) as follow:
where y = h, n, and q. By discretizing (24), we can get:
To obtain V s , individual currents should be calculated. We start with I Na , which has the following discrete equation: For I Na [n + 1], we substitute y from (25) into h, to get h[n], (27) , which its steady and transient responses are separated in (28) .
(27)
where h 1 [n] and h 2 [n] are described as follows:
One of the bottlenecks in digital hardware implementation is the presence of nonlinear terms, such as exponential functions in (29) and (30) . Using look up tables, the traditional method, to approximate these nonlinear functions needs many comparators and registers. On the other hand, in this paper, by using a piecewise-linear approximation method, nonlinear parts are replaced with first order functions while preserving the dynamical features of the original systems. In this way, it is possible to implement the P-R neuron model in a digital platform. To obtain minimum error, an exhaustive search algorithm is utilized to find the best parameter values of the line segments. As shown in Fig. 2(b) , h 2 is approximated with 6 lines as listed in Table III .
Since the magnitude of V s is very big compared to the h 1 values, a constant number, i.e., 8, is multiplied by h 1 to obtain good accuracy, and then approximation method will be applied to find the parameters of the 6-line segments model, as shown in Fig. 2(a) . Finally, to obtain the exact values of h 1 , the calculated values obtaining from this 6-line segments model are shifted 3 times to right, which means dividing by 8.
In our digital implementation, a memory register stores the outputs such as current, somatic and dendrite voltages. The values of A i and B i with respect to the input are listed in Tables II  and III . Given linear approximation, the functions are implemented by using simple blocks such as adder, shifter and so 
Since I Na1 [n] is negligible compared to (h[n] · I Na2 [n]) it can be ignored in (32) as shown in Fig. 3(a) . Hence we obtain:
Consider 8 bits for the integer part of numbers, it is necessary to scale I Na2 [n] (dividing by 8), and then approximate I Na2 [n]/8 by 9-line segments due to its highly nonlinearity, as shown in Fig. 3(b) . At the end, I Na2 [n]/8 is shifted 3 times to left which Table IV . Next, I K must be computed. In this way, n is substituted in (25); therefore, (34) is obtained which steady and transient states are as follow:
In (34) and (35), n 1 [n] and n 2 [n] are 
Similarly, I leak and I link will be discretized
To calculate V d [n + 1], the dynamical equation of the I Na P , (8), should be discretized, consequently, it is approximated by 8-line segments, as presented in Fig. 5 . The parameter values of the I Na P are given in Table VII . The I Na P current can be written as follow: 
Since the value of q 1 is small in comparison to the value of V d , a constant number, 16, is multiplied by q 1 to reach higher accuracy, and then approximation method will be applied to find the parameters of 6-line segments model, as shown in Fig. 6(a) . Finally, the calculated values obtaining from this 6-line segments model are shifted to right 4 times to obtain exact values of q 1 (see Table VIII ). Similarly, q 2 is approximated by 6-line segments (see Table IX ), as shown in Fig. 6(b) . Next, we can 
I KS1 [n] can be ignored since its value is negligible compared to (q[n] * I KS2 [n]), as shown in Fig. 7(a) . Therefore we can obtain:
I K S2
[n] is approximated by 1-line segment, as shown in Fig. 7(b) . Table X shows the parameter values of this line.
B. The Proposed Digital Circuit
To overcome the problems of analog fabrication without sacrificing area and power budgets, in this paper, a digital implementation is used. In this way, the proposed piecewise linear model enables us to design architecture for implementation on the FPGA. The required steps to get the response of individual function are showed in Figs. 8-11 , respectively. As mentioned earlier, we consider 32 bits for registers. Therefore, inputs and the corresponding outputs of our multipliers, adders and subtractions are 32 bits. This digital framework can be implemented on low-cost and widely available hardware platforms such as FPGAs. The digital circuit were designed using Verilog HDL and was simulated and synthesized using Vivado (64-bit) software, resulting a maximum clock frequency of 318.173 MHz. The resource utilization of the FPGA implementations is summarized in Table XI . Power estimation of the circuits was carried out using Power estimation and analysis of Vivado. The power dissipation of proposed digital model was 0.62 (W). 
C. Error Calculation
Error between the proposed models and the original P-R model is defined as Root Mean Square Error (RMSE), and calculated by (49). Furthermore, we calculate normalized RMSE (NRMSE) as (50). In (50), Y real defines the original values of the function, and Y approx is the corresponding approximated value. Considering Table XII, which lists the RMSE and NRMSE for piecewise linear approximations of different functions, the good performance of the proposed model is revealed.
IV. SIMULATION RESULTS
In this section, software simulations and hardware implementation results are discussed. Indeed, the primary objective is to observe the feasibility of FPGA implementation of the proposed circuit and to indicate that hardware can reproduce the model responses. By adjusting the value of P, I soma and g c , for P-R model, different patterns can be obtained. In the first set of simulations, bursting activities is examined. In Fig. 12,  g c = 1, p = 0.15 and for (a), (b) , (c), (d) I soma = 3 and for (e), (f), (g), (h) I soma = 19.7. For this figure, in each part, the first panel shows the bursting activities of somatic compartment (blue color) and the second panel displays the bursting activities of dendrite compartment (red color). Fig. 12(a) and (e) illustrates the MATLAB simulations of the membrane potential of original P-R model, and (b), (f) are the MATLAB simulations of the proposed piecewise linear model, and (c), (g) are the Vivado simulation of the designed digital circuit. Comparing different panels, it is evident that both piecewise linear model and digital circuit produce similar responses to original biophysical P-R model. The proposed digital circuit (see Figs. 8-11 ) is implemented on Zedboard development kit. Fig. 12-14(d) and (h) shows the oscilloscope photographs of hardware implementation of the P-R digital circuit. Each desired signal can be converted to analog signal using digital-to-analog converter chip. In this work, the MAX5216PMB1 module was used. In Fig. 12-14(d) and (h), the output of the FPGA board was shown in yellow color. The first panel and second panel illustrate the membrane potential of soma (V s ) and dendrite (V d ) of the digital P-R, respectively. As it observed, the results are in good agreement with the results obtained in MATLAB and Vivado simulations. Additionally, by increasing the injection current to soma (i.e., I soma = 19.7), the firing frequency is also increased and tonic bursting can be appeared in the digital circuit.
Next, we investigate the spiking activities in the digital circuit of the 2-compartmnetal model. Fig. 13 shows the spiking activities of the P-R neuron model. For simulation illustrated in Fig. 13 , p = 0.15 and for (a) g c = 1, I soma = 23, for (b), (c), (d) g c = 1, I soma = 34, for (e), (f), (g), (h) g c = 5, I soma = 3. For Fig. 13 , in each part, the first panel demonstrates the bursting/spiking behavior of somatic compartment (blue color) and the second panel shows the bursting/spiking activities of dendrite compartment (red color). As can be seen, the results of MATLAB simulation of the membrane potential of original P-R model which is shown in Fig. 13(a) and (e) not only have good agreement with the MATLAB simulations of the proposed piecewise linear model illustrated in (b), (f) but also with the Vivado simulation of the digital circuit shown in (c), (g), and with digital circuit implementation of the designed circuit on Zedboard shown in (d), (h), respectively.
In the third set of simulations, we investigate the effect of variation of g c , which couple the somatic and dendritic components. When somatic and dendritic compartments are strongly coupled (e.g., g c = 5), spikes will be generated as shown in Fig. 13(e)-(h) . On the other hand, when g c is weak (e.g., g c = 0.1), the bursting responses entirely change and the dendritic component cannot follow somatic part, showing a small hump during a burst, as shown in the second panel of Fig. 14(a)-(d) . In Fig. 14(e)-(h) a larger current is injected to the soma, thus the bursting patterns disappears and spiking activities are modulated in frequency. The phase plane,
, of the P-R neuron model (a), (b), (c) and for the proposed digital circuit (d), (e), (f) are shown in Fig. 15 . As can be observed, although there are also some quantitative differences, the general shape and the qualitative behavior of trajectories are similar. In this way, the dynamical characteristics of the original system are preserved by the designed circuit.
Computing RMSE and NRMSE, the reliability of the proposed model is supported. Table XIII shows the RMSE and NRMSE between biophysical P-R and proposed piecewise linear model in MATLAB, and Table XIV presents the RMSE and NRMSE between simulation of digital circuit in Vivado with the proposed piecewise linear model in MATLAB.
Considering Figs. 12-15, findings show that the proposed digital circuit properly demonstrates similar time domain and dynamical behaviors of its biological model without any serious limitation. This operational circuit is efficiently implemented in a FPGA device. It is capable of realizing both spiking and bursting responses with small number of multipliers to reduce the hardware resource requirement. This highlights that a large number of the P-R digital circuit can be realized on FPGA.
V. CONCLUSION
Design and effective implementation of spiking neural network in hardware is now an active domain of research and several procedures have been proposed for designing and construction of brain like processing systems [23] . This work can be considered as a hardware-based neural network using P-R neuron model. Due to high complexity of P-R model, a new linearized model is proposed for efficient implementation of the model while preserving the dynamical characteristics of the original system. The P-R digital circuit for CA3 pyramidal cells of hippocampus produces both spiking and bursting responses.
Such bursting is important for place cell activity, signal and the induction of synaptic plasticity. The results of FPGA implementation, MATLAB and Vivado simulations verified that the proposed linearized model and the digital circuit can produce similar responses as the biophysical model does.
Since the proposed digital circuit has no serious limitation and it consists of simple arithmetic operations (addition/subtraction and shift), this operational circuit was efficiently implemented in a FPGA device. In this case, we expect that the proposed approach not only is several times faster than the regular digital implementation (due to highly nonlinear nature of the original P-R model) but also it significantly reduces the amount of utilized area and resources. It should be pointed out that, it is possible to implement a fully pipelined multipliers and dividers in the original P-R model, which results in a higher operating frequency. Nevertheless, such an approach requires extensively higher area and resources due to the extra registers used in each pipeline stage.
Comparing with the other related digital implementation, to the best of our knowledge, this is the first digital implementation of 2-compartmental neuron model in literature. Other papers focused on digital implementation of point neuron models such as Izhikevich, Fitzhugh-Nagumo or similar models which are not compartmental model. The compartmental model not only simulates more accurately fundamental features of a CA3 pyramidal neuron of hippocampus but also maintains biophysical plausibility of the model. The proposed digital implementation is an attempt to understand the behavior of CA3 pyramidal neuron in hardware and it opens new windows for artificial hippocampal formation to study spatial navigation and episodic memory in real applications. These issues will be addressed in future study.
